PLATO P: PLA Timing Optimization by Partitioning
نویسندگان
چکیده
cases. In the first case, our contribution consists of mapping the problem to the mincut problem. In the second case, our contributions is the fuzzy-logic approach. In addition to those two cases, we presented a PLA partitioning technique which considers not only the delay through each sub-PLA, but also the increased loading on the stage which is driving the sub-PLA's. The last method provides effective area-delay trade-offs so it can be a general PLA partitioning technique.
منابع مشابه
Statistical Timing Driven Partitioning for VLSI Circuits
In this paper we present statistical-timing driven partitioning for performance optimization. We show that by using the concept of node criticality we can enhance the Fiduccia-Mattheyses (FM) partitioning algorithm to achieve more than 20% improvements in terms of timing, among partitions with the same cut size. By incorporating mechanisms for timing optimization at the partitioning level, we f...
متن کاملTiming-driven partitioning and timing optimization of mixedstatic-domino implementations
| Domino logic is a circuit family that is wellsuited to implementing high-speed circuits. Synthesis of domino circuits is more complex than static logic synthesis due to the non-inverting nature of the logic and the complex timing relationships associated with the clock scheme. In this paper, we address several problems along a domino synthesis ow. We mainly consider the problem of partitionin...
متن کاملSimultaneous Delay and Power Optimization for Multi-level Partitioning and Floorplanning with Retiming
Delay minimization and power minimization are two important objectives in the design of the high-performance, portable, and wireless computing and communication systems. Retiming is a very effective way for delay optimization for sequential circuits. In this paper we propose a unified framework for multi-level partitioning and floorplanning with retiming, targeting simultaneous delay and power ...
متن کاملTiming-Driven Variation-Aware Partitioning and Optimization of Mixed Static-Dynamic CMOS Circuits
The advancement in CMOS technology has surpassed the progress in computer aided design tools, creating an avenue for new design optimization flows. This paper presents a design level transistor sizing based timing optimization algorithms for mixed-static-dynamic CMOS logic designs. This optimization algorithm performs timing optimization through partitioning a design into static and dynamic cir...
متن کاملTechnology mapping algorithms for hybrid FPGAs containing lookup tables and PLAs
Programmable devices containing lookup tables (LUTs) and programmable logic arrays (PLAs) provide a heterogeneous target platform for user designs. Present commercial tools, which target these hybrid devices, require hand partitioning of user designs to isolate logic for each type of logic resource. In this paper, an automated technology mapping tool, hybridmap, is presented that identifies des...
متن کامل